AD7322
Preliminary Technical Data
SERIAL INTERFACE
Figure 14
shows the timing diagram for the serial interface of
the AD7322. The serial clock applied to the SCLK pin provides
the conversion clock and also controls the transfer of
information to and from the AD7322 during a conversion.
Figure 14. Serial Interface timing Diagram (Control register write)
The CS signal initiates the data transfer and the conversion
process. The falling edge of CS puts the track-and-hold into
hold mode, take the bus out of three-state and the analog input
signal is sampled at this point. Once the conversion is initiated
it will require 16 SCLK cycles to complete.
The track-and-hold will go back into track on the 15th SCLK
falling edge. On the sixteenth SCLK falling edge, the DOUT line
will return to three-state. If the rising edge of CS
occurs before
16 SCLK cycles have elapsed, the conversion will be terminated,
the DOUT line will return to three-state, and depending on
when the CS signal is brought high the addressed register may
or may not be updated. Data is clocked into the AD7322 on the
SCLK falling edge. The three MSB on the DIN line are decoded
to select which register is being addressed. The Control Register
is an eleven bit register, if the control register is addressed by the
three MSB, the data on the DIN line will be loaded into the
Control on the 15
th
SCLK falling edge. If the Range registers is
addressed the data on the DIN line will be loaded into the
addressed register on the 11
th
SCLK falling edge.
Conversion data is clocked out of the AD7322 on each SCLK
falling edge. Data on the DOUT line will consist of two leading
zeros, a channel identifier bit, a Sign bit and the 12-bit
conversion result. The channel identifier bit is used to indicate
which channel the conversion result corresponds to.
Rev. PrE | Page 17 of 18
相关PDF资料
EVAL-AD7323CB 500 kSPS, 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7324CB 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7327CB 500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7328CB 8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD73311LEB Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311EB Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311EZ Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73322LEB Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
相关代理商/技术参数
EVALCONTROLBRD23 制造商:AD 制造商全称:Analog Devices 功能描述:1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
EVAL-CONTROLBRD23 制造商:AD 制造商全称:Analog Devices 功能描述:Pseudo Differential, 555 kSPS, 12-Bit ADC in an 8-Lead SOT-23
EVAL-CONTROLBRD24 制造商:AD 制造商全称:Analog Devices 功能描述:1 MSPS, 12-Bit ADCs
EVAL-CONTROLBRD25 制造商:AD 制造商全称:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
EVAL-CONTROLBRD27 制造商:AD 制造商全称:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23
EVAL-CONTROLBRD2Z 制造商:Analog Devices 功能描述:LINEAR ICS - EVALUATION BOARD
EVAL-CONTROLBRD2Z3 制造商:AD 制造商全称:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
EVAL-CONTROLBRD3 制造商:Analog Devices 功能描述: